[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"$feStmf_VnXdeREhRm8PmfGwDeoQJlAMYVsbiKZ9qwkDI":3},{"answer":4,"createTime":5,"id":6,"options":7,"origin":12,"question":19,"related":20,"source":31,"type":32},[],"2023-11-25 14:26:23",108429664,[8,9,10,11],"16*16","8*8","4*4","2*2",{"count":13,"courseId":14,"courseImg":15,"courseName":16,"workId":17,"workName":18},10,"c322e924b3223ffd740ed5db1a12b050","https:\u002F\u002Ftihai-oss-cloud.itihey.com\u002Fimg\u002Fd9eaef8ea2690faba12fec4caf2d0cf6.jpg","EDA","e242f800676449478a306e132eb6576e","实验七测验","本实验采用的点阵类型为()",[21,33,42,51,54,63,72,81,90,99],{"answer":22,"createTime":23,"id":24,"options":25,"question":30,"source":31,"type":32},[],"2023-11-25 14:26:22",108429651,[26,27,28,29],"远大于","大于","左移","右移","verilog中的符号"">>""表示()","v1",0,{"answer":34,"createTime":23,"id":35,"options":36,"question":41,"source":31,"type":32},[],108429655,[37,38,39,40],"非","与","或","异或","在verilog中" &"表示逻辑操作中的()",{"answer":43,"createTime":23,"id":44,"options":45,"question":50,"source":31,"type":32},[],108429662,[46,47,48,49],"编码器","串入并出移位寄存器","并入串出移位寄存器","译码器","芯片74ls595的逻辑功能主要是()",{"answer":52,"createTime":5,"id":6,"options":53,"question":19,"source":31,"type":32},[],[8,9,10,11],{"answer":55,"createTime":5,"id":56,"options":57,"question":62,"source":31,"type":32},[],108429666,[58,59,60,61],"File\\New\\Verilog Hdl file","File\\New\\VHdl file","File\\New\\Block Diagram(Schematic file)","File\\New Project","在quartus软件中,新建原理图的操作命令为()",{"answer":64,"createTime":5,"id":65,"options":66,"question":71,"source":31,"type":32},[],108429668,[67,68,69,70],"addr[3:0]","addr[3.0]","addr[3..0]","addr[3...0]","本实验原理图中地址总线的正确书写方式是()",{"answer":73,"createTime":5,"id":74,"options":75,"question":80,"source":31,"type":32},[],108429670,[76,77,78,79],"50M\u002F200","50M\u002F400","50M*200","50M*400","本实验中,div模块的作用是分频,输出clk1的频率为()Hz",{"answer":82,"createTime":5,"id":83,"options":84,"question":89,"source":31,"type":32},[],108429674,[85,86,87,88],"为试验箱上的74ls138提供地址译码信号","为试验箱上的74ls595提供地址译码信号","为试验箱上的74ls138提供移位数据信号","为试验箱上的74ls595提供移位数据信号","原理图中的输出信号DS的作用是()",{"answer":91,"createTime":5,"id":92,"options":93,"question":98,"source":31,"type":32},[],108429676,[94,95,96,97],"74ls595","zf_rom","div","74ls138","实验箱上的点阵用来显示字符,它的行驱动信号是由()来提供的",{"answer":100,"createTime":5,"id":101,"options":102,"question":107,"source":31,"type":32},[],108429678,[103,104,105,106],"产生行地址驱动信号","产生列地址驱动信号","产生移位数据信号","产生时钟信号","原理图中,信号A[3..0]的作用是()"]