[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"$fFnvZgFQrfUcnBP_2bWX0ZccWZPK7Yry8RV5kueuCFLo":3},{"answer":4,"createTime":5,"id":6,"options":7,"origin":12,"question":19,"related":20,"source":31,"type":32},[],"2025-03-25 19:36:59",180290705,[8,9,10,11],".mif",".txt",". vwf",".vhd",{"count":13,"courseId":14,"courseImg":15,"courseName":16,"workId":17,"workName":18},50,"aaf44498b539722851ba2382de295dcd","https:\u002F\u002Ftihai-oss-cloud.itihey.com\u002Fimg\u002F2f94dc6d2990a48925249204772ab825.png","EDA综合实验","exam_150035542","EDA技术应用","QuartussII能接受的初始化文件格式是( )",[21,33,42,51,60,69,79,88,97,106],{"answer":22,"createTime":23,"id":24,"options":25,"question":30,"source":31,"type":32},[],"2025-03-25 19:36:57",180290574,[26,27,28,29],"自底向上","自顶向下","积木式","定层","基于硬件描述语言HDL的数字系统设计目前最常用的设计法称为( )设计法","v1",0,{"answer":34,"createTime":23,"id":35,"options":36,"question":41,"source":31,"type":32},[],180290583,[37,38,39,40],"FPGA 全称为复杂可编程逻辑器件","CPLD 是基于乘积项结构的可编程逻辑器件","FPGA 是基于查找表结构的可编程逻辑器件","基于SRAM的FPGA器件,在每次上电后必须进行一次配置","大规模可编程器件主要有 FPGA、 CPLD 两类,下列说法中不正确的是( )",{"answer":43,"createTime":23,"id":44,"options":45,"question":50,"source":31,"type":32},[],180290596,[46,47,48,49],"设计输入→适配→综合→时序仿真→编程下载→功能仿真→硬件测试","设计输入→功能仿真→综合→时序仿真→编程下载→适配→硬件测试","设计输入→功能仿真→综合→适配→时序仿真→编程下载→硬件测试","设计输入→适配→综合→功能仿真→编程下载→时序仿真→硬件测试","基于EDA软件的FPGA\u002FCPLD设计流程,以下流程中正确的是:( )",{"answer":52,"createTime":23,"id":53,"options":54,"question":59,"source":31,"type":32},[],180290617,[55,56,57,58],"VHDL","Verilog HDL","汇编语言","C语言","目前应用最广泛的硬件描述语言是( )",{"answer":61,"createTime":23,"id":62,"options":63,"question":68,"source":31,"type":32},[],180290638,[64,65,66,67],"综合就是把抽象设计层次中的一种表示转化成另一种表示的过程,并且该过程与器件硬件结构无关","为实现系统的速度、面积、性能的要求,需要对综合加以约束,称为综合约束","综合可以理解为将软件描述到硬件结构用电路网表文件表示的映射过程,该映射结果唯一","综合就是将电路的高级语言转化成低级的,可与FPGA\u002FCPLD的基本结构相映射的网表文件","综合是EDA设计流程的关键步骤,下面对综合的描述中,( )是错误的",{"answer":70,"createTime":71,"id":72,"options":73,"question":78,"source":31,"type":32},[],"2025-03-25 19:36:58",180290649,[74,75,76,77],"网络供应商","在系统编程","没有特定意义","知识产权核","在EDA中,IP的中文含义是( )",{"answer":80,"createTime":71,"id":81,"options":82,"question":87,"source":31,"type":32},[],180290673,[83,84,85,86],"仿真器","综合器","适配器","下载器","在EDA工具中,用软件测试设计项目的逻辑功能的工具称为( )",{"answer":89,"createTime":71,"id":90,"options":91,"question":96,"source":31,"type":32},[],180290686,[92,93,94,95],"Compiler","Timing Analyzer","Create Symbol Files for the current File","Simulator","QuartusⅡ层次化设计中,常用( )命令,将底层设计电路建立成元件符号",{"answer":98,"createTime":71,"id":99,"options":100,"question":105,"source":31,"type":32},[],180290694,[101,102,103,104],"延时方式去毛刺","逻辑方式去毛刺","定时方式去毛刺","以上都可以","在数字系统设计中,无论是进入FPGA的信号,还是输出FPGA的信号,或是数字系统内部,总是难免会有一些不希望的毛刺或随机干扰信号,它们的去除方法有:( )",{"answer":107,"createTime":5,"id":6,"options":108,"question":19,"source":31,"type":32},[],[8,9,10,11]]